

FIG. 1

FPU AND CPU PIPELINES USED TO EXECUTE INSTRUCTIONS




FIG. 2





FIG. 3(a)









FIG. 4







-

STALL SIGNAL GENERATION CIRCUIT







FIG. 8











A = (T2_TLBMISERR & ~ FPU_IFETCH) | S2_FSTALL |~FDIV_STEP | (C2_SBRDY & L2_LRDY) B = S1_FCANCEL2 F = (C2_SBRDY & L2_LRDY) FIG. 11

Signal Names:











T-BIT BYPASSING

FIG. 13





BUSY SIGNAL CIRCUIT




FIG. 16

32-BIT FLOATING POINT INSTRUCTION




FIG. 17 (PRIOR ART)





FIG. 18



DATA MOVEMENT TO AND FROM FPU

16-BIT FP INSTRUCTION




FIG. 21

FPU AND CPU PIPELINES







FIG. 22













FIG. 25







FIRST EXECUTIONS STAGE (E1) OF FPU PIPELINE




A = (T2_TLBMISERR & ~ FPU_IFETCH) |S2_FSTALL |~FDIV_STEP |(C2_SBRDY & L2_LRDY) B = S1_FCANCEL2 F = (C2_SBRDY & L2_LRDY)

FIG. 28







ROUNDING TO ZERO CIRCUIT




FIG. 30